diff --git a/MewtocolTests/TestResults/summary.html b/MewtocolTests/TestResults/summary.html new file mode 100644 index 0000000..20740b6 --- /dev/null +++ b/MewtocolTests/TestResults/summary.html @@ -0,0 +1,1312 @@ + + +
+ + + + +| Parser: | +OpenCover | +
|---|---|
| Assemblies: | +1 | +
| Classes: | +17 | +
| Files: | +19 | +
| Tag: | +24_5305547082 | +
| Covered lines: | +678 | +
|---|---|
| Uncovered lines: | +831 | +
| Coverable lines: | +1509 | +
| Total lines: | +3267 | +
| Line coverage: | +44.9% | +
| Covered branches: | +250 | +
|---|---|
| Total branches: | +633 | +
| Branch coverage: | +39.4% | +
Feature is only available for sponsors
+Upgrade to PRO version +| Line coverage | Branch coverage | |||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Name | Covered | Uncovered | Coverable | Total | Percentage | Covered | Total | Percentage | ||||||
| MewtocolNet | 678 | 831 | 1509 | 3267 | 44.9% | 250 | 633 | 39.4% | ||||||
| MewtocolNet.Links.LinkedData | 34 | 0 | 34 | 46 | 100% | 0 | 0 | |||||||
| MewtocolNet.Logging.Logger | 14 | 1 | 15 | 43 | 93.3% | 4 | 8 | 50% | ||||||
| MewtocolNet.MewtocolHelpers | 26 | 118 | 144 | 252 | 18% | 6 | 42 | 14.2% | ||||||
| MewtocolNet.MewtocolInterface | 344 | 580 | 924 | 1810 | 37.2% | 127 | 364 | 34.8% | ||||||
| MewtocolNet.Queue.SerialQueue | 11 | 1 | 12 | 30 | 91.6% | 1 | 2 | 50% | ||||||
| MewtocolNet.RegisterAttributes.RegisterAttribute | 30 | 4 | 34 | 118 | 88.2% | 6 | 12 | 50% | ||||||
| MewtocolNet.RegisterAttributes.RegisterCollectionBase | 2 | 12 | 14 | 71 | 14.2% | 0 | 4 | 0% | ||||||
| MewtocolNet.Registers.BRegister | 33 | 28 | 61 | 167 | 54% | 15 | 36 | 41.6% | ||||||
| MewtocolNet.Registers.BRegisterResult | 0 | 2 | 2 | 20 | 0% | 0 | 0 | |||||||
| MewtocolNet.Registers.CommandResult | 3 | 1 | 4 | 33 | 75% | 0 | 0 | |||||||
| MewtocolNet.Registers.CpuInfo | 12 | 16 | 28 | 67 | 42.8% | 19 | 42 | 45.2% | ||||||
| MewtocolNet.Registers.NRegister`1 | 94 | 29 | 123 | 275 | 76.4% | 51 | 82 | 62.1% | ||||||
| MewtocolNet.Registers.NRegisterResult`1 | 0 | 9 | 9 | 39 | 0% | 0 | 2 | 0% | ||||||
| MewtocolNet.Registers.PLCInfo | 13 | 0 | 13 | 43 | 100% | 1 | 2 | 50% | ||||||
| MewtocolNet.Registers.PLCMode | 38 | 0 | 38 | 92 | 100% | 13 | 13 | 100% | ||||||
| MewtocolNet.Registers.SRegister | 24 | 28 | 52 | 142 | 46.1% | 7 | 24 | 29.1% | ||||||
| MewtocolNet.Registers.SRegisterResult | 0 | 2 | 2 | 19 | 0% | 0 | 0 | |||||||